## Features

- Single 2.7V 3.6V Supply
- RapidS<sup>™</sup> Serial Interface: 66 MHz Maximum Clock Frequency
   SPI Compatible Modes 0 and 3
- User Configurable Page Size
  - 512 Bytes per Page
  - 528 Bytes per Page
  - Page Size Can Be Factory Pre-configured for 512 Bytes
- Page Program Operation
  - Intelligent Programming Operation
  - 8,192 Pages (512/528 Bytes/Page) Main Memory
- Flexible Erase Options
  - Page Erase (512 Bytes)
  - Block Erase (4 Kbytes)
  - Sector Erase (64 Kbytes)
  - Chip Erase (32 Mbits)
- Two SRAM Data Buffers (512/528 Bytes)
- Allows Receiving of Data while Reprogramming the Flash Array
- Continuous Read Capability through Entire Array
  - Ideal for Code Shadowing Applications
- Low-power Dissipation
  - 7 mA Active Read Current Typical
  - 25 µA Standby Current Typical
  - 5 µA Deep Power Down Typical
- Hardware and Software Data Protection Features
  - Individual Sector
- Sector Lockdown for Secure Code and Data Storage
  - Individual Sector
- Security: 128-byte Security Register
  - 64-byte User Programmable Space
  - Unique 64-byte Device Identifier
- JEDEC Standard Manufacturer and Device ID Read
- 100,000 Program/Erase Cycles Per Page Minimum
- Data Retention 20 Years
- Industrial Temperature Range
- Green (Pb/Halide-free/RoHS Compliant) Packaging Options

## 1. Description

The AT45DB321D is a 2.7-volt, serial-interface sequential access Flash memory ideally suited for a wide variety of digital voice-, image-, program code- and data-storage applications. The AT45DB321D supports RapidS serial interface for applications requiring very high speed operations. RapidS serial interface is SPI compatible for frequencies up to 66 MHz. Its 34,603,008 bits of memory are organized as 8,192 pages of 512 bytes or 528 bytes each. In addition to the main memory, the AT45DB321D also contains two SRAM buffers of 512/528 bytes each. The buffers allow the receiving of data while a page in the main Memory is being reprogrammed, as well as writing a continuous data stream. EEPROM emulation (bit or byte alterabil-ity) is easily handled with a self-contained three step read-modify-write operation. Unlike conventional Flash memories that are accessed randomly with multiple address lines and a parallel interface, the DataFlash uses a RapidS serial interface to





32-megabit 2.7-volt DataFlash<sup>®</sup>

## AT45DB321D



sequentially access its data. The simple sequential access dramatically reduces active pin count, facilitates hardware layout, increases system reliability, minimizes switching noise, and reduces package size. The device is optimized for use in many commercial and industrial applications where high-density, low-pin count, low-voltage and low-power are essential.

To allow for simple in-system reprogrammability, the AT45DB321D does not require high input voltages for programming. The device operates from a single power supply, 2.7V to 3.6V, for both the program and read operations. The AT45DB321D is enabled through the chip select pin  $(\overline{CS})$  and accessed via a three-wire interface consisting of the Serial Input (SI), Serial Output (SO), and the Serial Clock (SCK).

All programming and erase cycles are self-timed.

## 2. Pin Configurations and Pinouts




 SI
 1
 8
 SO

 SCK
 2
 7
 GND

 RESET
 3
 6
 VCC

 CS
 4
 5
 WP

- Note: 1. The metal pad on the bottom of the MLF package is floating. This pad can be a "No Connect" or connected to GND.
- Figure 2-3. DataFlash Card<sup>(1)</sup> Top View through Package



Note: 1. See AT45DCB004D Datasheet.

Figure 2-2. SOIC Top View




Figure 2-4. TSOP Top View: Type 1

|          |        |    | 1 |
|----------|--------|----|---|
| RDY/BUSY | $^{1}$ | 28 |   |
| RESET 🗔  | 20     | 27 |   |
| WP 🖂     | 3      | 26 |   |
| NC 🖂     | 4      | 25 |   |
| NC 🖂     | 5      | 24 |   |
| VCC 🖂    | 6      | 23 |   |
| GND 🗔    | 7      | 22 |   |
| NC 🖂     | 8      | 21 |   |
| NC 🖂     | 9      | 20 |   |
| NC 🖂     | 10     | 19 |   |
| CS 🖂     | 11     | 18 |   |
| SCK 🖂    | 12     | 17 |   |
| SI 🗔     | 13     | 16 |   |
| SO 🗔     | 14     | 15 |   |
|          |        |    | 1 |

Note: TSOP package is not recommended for new designs. Future die shrinks will support 8-pin packages only.

# <sup>2</sup> AT45DB321D

## **18. Electrical Specifications**

 Table 18-1.
 Absolute Maximum Ratings\*

| Temperature under Bias55°C to +125°C   |
|--|
| Storage Temperature  |
| All Input Voltages (including NC Pins)<br>with Respect to Ground0.6V to +6.25V |
| All Output Voltages with Respect to Ground0.6V to $V_{CC}$ + 0.6V              |

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### Table 18-2. DC and AC Operating Range

|                              |      | AT45DB321D      |
|------------------------------|------|-----------------|
| Operating Temperature (Case) | Ind. | -40° C to 85° C |
| V <sub>CC</sub> Power Supply |      | 2.7V to 3.6V    |

#### Table 18-3. DC Characteristics

| Symbol                                   | Parameter                                  | Condition   | Min                    | Тур | Max                   | Units |
|--|--|---|------------------------|-----|-----------------------|-------|
| I <sub>DP</sub>                          | Deep Power-down Current                    | $\overline{CS}$ , $\overline{RESET}$ , $\overline{WP} = V_{IH}$ , all inputs at CMOS levels |                        | 5   | 10                    | μA    |
| I <sub>SB</sub>                          | Standby Current                            | $\overline{CS}$ , $\overline{RESET}$ , $\overline{WP} = V_{IH}$ , all inputs at CMOS levels |                        | 25  | 50                    | μA    |
| I <sub>CC1</sub> <sup>(1)</sup> Active C |  | $    f = 20 \text{ MHz; } I_{OUT} = 0 \text{ mA;} $ $    V_{CC} = 3.6 \text{V} $            |                        | 7   | 10                    | mA    |
|  | Active Current Deed Occurrence             | f = 33 MHz; I <sub>OUT</sub> = 0 mA;<br>V <sub>CC</sub> = 3.6V                              |                        | 8   | 12                    | mA    |
|  | Active Current, Read Operation             | $    f = 50 \text{ MHz; } I_{OUT} = 0 \text{ mA;} $ $    V_{CC} = 3.6 \text{V} $            |                        | 10  | 14                    | mA    |
|  |  | $    f = 66 \text{ MHz; } I_{OUT} = 0 \text{ mA;} $ $    V_{CC} = 3.6 \text{V} $            |                        | 11  | 15                    | mA    |
| I <sub>CC2</sub>                         | Active Current, Program/Erase<br>Operation | V <sub>CC</sub> = 3.6V  |                        | 12  | 17                    | mA    |
| ILI                                      | Input Load Current                         | V <sub>IN</sub> = CMOS levels   |                        |     | 1                     | μA    |
| I <sub>LO</sub>                          | Output Leakage Current                     | V <sub>I/O</sub> = CMOS levels  |                        |     | 1                     | μA    |
| V <sub>IL</sub>                          | Input Low Voltage                          |   |                        |     | V <sub>CC</sub> x 0.3 | V     |
| V <sub>IH</sub>                          | Input High Voltage                         |   | V <sub>CC</sub> x 0.7  |     |                       | V     |
| V <sub>OL</sub>                          | Output Low Voltage                         | I <sub>OL</sub> = 1.6 mA; V <sub>CC</sub> = 2.7V  |                        |     | 0.4                   | V     |
| V <sub>OH</sub>                          | Output High Voltage                        | I <sub>OH</sub> = -100 μA   | V <sub>CC</sub> - 0.2V |     |                       | V     |

Notes: 1. I<sub>CC1</sub> during a buffer read is 20 mA maximum @ 20 MHz.

2. All inputs are 5 volts tolerant.






|                                  |   | AT45DB321D |     |     |       |
|----------------------------------|---|------------|-----|-----|-------|
| Symbol                           | Parameter   | Min        | Тур | Мах | Units |
| f <sub>scк</sub>                 | SCK Frequency   |            |     | 66  | MHz   |
| f <sub>CAR1</sub>                | SCK Frequency for Continuous Array Read                 |            |     | 66  | MHz   |
| f <sub>CAR2</sub>                | SCK Frequency for Continuous Array Read (Low Frequency) |            |     | 33  | MHz   |
| t <sub>WH</sub>                  | SCK High Time   | 6.8        |     |     | ns    |
| t <sub>WL</sub>                  | SCK Low Time  | 6.8        |     |     | ns    |
| t <sub>SCKR</sub> <sup>(1)</sup> | SCK Rise Time, Peak-to-Peak (Slew Rate)                 | 0.1        |     |     | V/ns  |
| t <sub>SCKF</sub> <sup>(1)</sup> | SCK Fall Time, Peak-to-Peak (Slew Rate)                 | 0.1        |     |     | V/ns  |
| t <sub>CS</sub>                  | Minimum CS High Time                                    | 50         |     |     | ns    |
| t <sub>CSS</sub>                 | CS Setup Time   | 5          |     |     | ns    |
| t <sub>CSH</sub>                 | CS Hold Time  | 5          |     |     | ns    |
| t <sub>CSB</sub>                 | CS High to RDY/BUSY Low                                 |            |     | 100 | ns    |
| t <sub>SU</sub>                  | Data In Setup Time                                      | 2          |     |     | ns    |
| t <sub>H</sub>                   | Data In Hold Time                                       | 3          |     |     | ns    |
| t <sub>HO</sub>                  | Output Hold Time  | 0          |     |     | ns    |
| t <sub>DIS</sub>                 | Output Disable Time                                     |            |     | 6   | ns    |
| t <sub>v</sub>                   | Output Valid  |            |     | 6   | ns    |
| t <sub>WPE</sub>                 | WP Low to Protection Enabled                            |            |     | 1   | μs    |
| t <sub>WPD</sub>                 | WP High to Protection Disabled                          |            |     | 1   | μs    |
| t <sub>EDPD</sub>                | CS High to Deep Power-down Mode                         |            |     | 3   | μs    |
| t <sub>RDPD</sub>                | CS High to Standby Mode                                 |            |     | 35  | μs    |
| t <sub>XFR</sub>                 | Page to Buffer Transfer Time                            |            |     | 200 | μs    |
| t <sub>comp</sub>                | Page to Buffer Compare Time                             |            |     | 200 | μs    |
| t <sub>EP</sub>                  | Page Erase and Programming Time (512/528 bytes)         |            | 17  | 40  | ms    |
| t <sub>P</sub>                   | Page Programming Time (512/528 bytes)                   |            | 3   | 6   | ms    |
| t <sub>PE</sub>                  | Page Erase Time (512/528 bytes)                         |            | 15  | 35  | ms    |
| t <sub>BE</sub>                  | Block Erase Time (4,096/4,224 bytes)                    |            | 45  | 100 | ms    |
| t <sub>CE</sub>                  | Chip Erase Time   |            | TBD | TBD | S     |
| t <sub>SE</sub>                  | Sector Erase Time (262,144/270,336 bytes)               |            | 1.6 | 5   | S     |
| t <sub>RST</sub>                 | RESET Pulse Width                                       | 10         |     |     | μs    |
| t <sub>REC</sub>                 | RESET Recovery Time                                     |            |     | 1   | μs    |

### 26. Ordering Information

#### 26.1 Ordering Code Detail



#### 26.2 Green Package Options (Pb/Halide-free/RoHS Compliant)

|   | •       |             |                   |                        |                   |
|---|---------|-------------|-------------------|------------------------|-------------------|
| Ordering Code <sup>(1)(2)</sup>                     | Package | Lead Finish | Operating Voltage | f <sub>scк</sub> (MHz) | Operation Range   |
| AT45DB321D-MU<br>AT45DB321D-MU-SL954 <sup>(3)</sup> | 8M1-A   |             |                   |                        |                   |
| AT45DB321D-MU-SL955 <sup>(4)</sup>                  |         |             |                   |                        |                   |
| AT45DB321D-MWU                                      |         |             |                   |                        | la du atula l     |
| AT45DB321D-MWU-SL954 <sup>(3)</sup>                 | 8MW     | M 0         |                   |                        | Industrial        |
| AT45DB321D-MWU-SL955 <sup>(4)</sup>                 |         | Matte Sn    | 2.7V to 3.6V      | 66                     | (-40° C to 85° C) |
| AT45DB321D-SU                                       |         |             |                   |                        | 2.7V to 3.6V      |
| AT45DB321D-SU-SL954 <sup>(3)</sup>                  | 8S2     |             |                   |                        |                   |
| AT45DB321D-SU-SL955 <sup>(4)</sup>                  |         |             |                   |                        |                   |
| AT45DB321D-TU                                       | 28T     |             |                   |                        |                   |

Notes: 1. The shipping carrier option is not marked on the devices.

2. Standard parts are shipped with the page size set to 528 bytes. The user is able to configure these parts to a 512-byte page size if desired.

3. Parts ordered with suffix SL954 are shipped in bulk with the page size set to 512 bytes. Parts will have a 954 or SL954 marked on them.

4. Parts ordered with suffix SL955 are shipped in tape and reel with the page size set to 512 bytes. Parts will have a 954 or SL954 marked on them.

| Package Type |   |  |  |  |
|--------------|---|--|--|--|
| 8M1-A        | 8-pad, 6 x 5 x 1.0 mm, Very Thin Micro Lead-frame Package MLF <sup>™</sup> (VDFN) |  |  |  |
| 8MW          | 8-pad, 8 x 6 x 1.0 mm, Very Thin Micro Lead-frame Package MLF (VDFN)              |  |  |  |
| 8S2          | 8-lead, 0.209" wide, Plastic Gull Wing Small Outline Package (EIAJ SOIC)          |  |  |  |
| 28T          | 28-lead, 8 mm x 13.4 mm, Plastic Thin Small Outline Package, Type I (TSOP)        |  |  |  |





#### 27.3 8S2 - EIAJ SOIC

